



1/11







FIG. 1  
(PRIOR ART)



**FIG. 2**  
(PRIOR ART)

PC+4	PC+3	PC+2	PC+1	PC	PC-1	PC-2	PC-3
4007h	4006h	4005h	4004h	4003h	4002h	4001h	4000h
<u>20e</u> I4	<u>20d</u> I3	<u>20c</u> I3	<u>20b</u> I2	<u>20a</u> I1	<u>22a</u> ?	<u>22b</u> ?	<u>22c</u> ?
forward decoding				not utilized			

FIG. 3  
(PRIOR ART)



**FIG. 4**  
(PRIOR ART)





FIG. 5

42  
40a— $\overbrace{10111100}^{42}$   $\underbrace{00001111}_{44}$ ..... Address n  
40b—11000000 00001100..... Address n+1


48  
46— $\overbrace{10110000}^{48}$   $\underbrace{00001111}_{50}$ ..... Address n

54  
52a— $\overbrace{10111101}^{54}$   $\underbrace{00001111}_{44}$ ..... Address n  
52b— $\underbrace{00111100}_{56}$  00001100..... Address n+1

FIG. 6




**FIG. 7**





4007h	120h	0	4006h	120g	0	4005h	120f	0	4004h	120e	0	4003h	120d	0	4002h	120c	1	4001h	120b	1	4000h	120a	0
120																							
i+3	i+2	i+1	i					i-1	i-2	i-3	i-4												
forward decoding											backward decoding												



4007h	4006h	4005h	4004h	4003h	4002h	4001h	4000h
<u>150h</u> 0	<u>150g</u> 0	<u>150f</u> 0	<u>150e</u> 0	<u>150d</u> 0	<u>150c</u> 1	<u>150b</u> 1	<u>150a</u> 1

150

i+3

← forward decoding →

i+2

i+1

i


i-1

i-2

i-3

i-4

← backward decoding →






FIG. 11